Knowledge and Data Management White Papers

Jitter Tolerance Analysis of Clock and Data Recovery Circuits Using Matlab and VHDL-AMS

Overview In the scope of the development of a complete top-down design flow targeting clock and data recovery circuits for high-speed data links, the paper presents two methods to analyze the jitter tolerance of such links, based on statistical simulation of incoming data jitter and its effects on the recovered data bit error rate using Matlab. The second method is based on time-domain simulation using VHDL and VHDL-AMS, where the bit-error rate is estimated based on the eye opening in the eye diagram.

Further White Paper Details
PublisherEcole Polytechnique Federale de Lausanne File FormatPDF
Date PublishedJuly 2005
FormatWhite Papers   
Topics

Accelerating Enterprise Data Governance Part 1

In the first of this series of three white papers, Mike Ferguson of Intelligent Business Strategies defines what data governance is and then looks at the requirements that need to...

Data Governance for Master Data Management and Beyond

There is growing interest on behalf of both data management professionals and senior business managers to understand the motivations, mechanics, and benefits of instituting data governance within an organization. This...

Getting Started with Master Data Management

Master data management forms part of an overall enterprise governance program that aims to establish trusted data throughout the enterprise. This white paper from Mike Ferguson of Intelligent Business Strategies...

Five Steps to More Valuable Enterprise Data

Companies worldwide struggle with inconsistent, inaccurate or unreliable data - and often don't know how to build more useful corporate information. This white paper examines a five-step method for...

The Evolution of Integration

Once upon a time life and information systems were simple. Then one day somebody let Pandora out of her box. Someone said -can't we add new requirements to these systems?...


Quick Sitemap Links: