Bandwidth Issues White Papers

Package Technology to Address the Memory Bandwidth Challenge for Tera-Scale Computing

Overview Tera-scale computing stresses the platform architecture with memory bandwidth being a likely bottleneck to processor performance that presents unique challenges to CPU packaging. This paper describes the evolution in packaging technology with each processor generation to meet increasing memory bandwidth needs and the revolution in package technology required for tera-scale computing needs. The scope and focus of the paper are primarily design and electrical performance challenges. The paper discusses a potential roadmap of transitions in package architecture and technology that evolves from today's off-package memory scenario to increasingly complex on-package integrated memory architectures. An overall treatment of memory hierarchy, including off-die memory approaches, is not within the scope of this paper, but relevant to the overall challenge of enabling higher bandwidth.

Further White Paper Details
PublisherIntel File FormatPDF
Date PublishedAugust 2007
FormatWhite Papers   
Topics

Quick Sitemap Links: