Load Balancing White Papers
Process Variation Aware Transistor Sizing for Load Balance of Multiple Paths in Dynamic CMOS for Timing Optimization
Overview The complexity in timing optimization of high-performance microprocessors has been increasing with the number of channel-connected transistors in various paths of dynamic CMOS circuits and the rising magnitude of process variations in nanometer CMOS process. In this paper, a process variation aware transistor sizing algorithm for dynamic CMOS circuits while considering the Load Balance of Multiple Paths (LBMP) is proposed. The proposed iterative optimization algorithm is a deterministic approach and is illustrated first by a 2-b Weighted Binary-To-thermometric Converter (WBTC) and of which the critical path was optimized from an initial delay of 355 ps to an optimal delay of 157 ps, which accounts for a 55.77% delay improvement.
| Publisher | Academy Publisher | File Format | |
|---|---|---|---|
| Date Published | February 2008 | ||
| Format | White Papers | ||
| Topics | |||
-
Did you find this white paper useful? 5 out of 9 users found this white paper useful
White Paper RSS
Download
Register
