Bandwidth Issues White Papers
A Low-Noise Fast-Settling PLL With Extended Loop Bandwidth Enhancement by New Adaptation Technique
Overview A new adaptation scheme for low noise and fast settling Phase Locked Loops (PLL's) is presented. Extended loop bandwidth enhancement is achieved by the adaptive control on the reference frequency and frequency divide ratio. It enables the loop bandwidth in the speed-up mode to greatly exceed the limit of approximately 1/10 of the channel spacing in the integer frequency synthesizer. Based on the proposed adaptation scheme, a 450MHz frequency synthesizer with a 200kHz channel spacing is implemented in 0.5µm CMOS process. In the speed-up mode, the loop bandwidth is enhanced by 16 times, resulting in a fast settling time of 260µs to within 20kHz for a 72MHz frequency step by simulation.
| Publisher | Southeastern Oklahoma State University | File Format | |
|---|---|---|---|
| Date Published | July 2001 | ||
| Format | White Papers | ||
| Topics | |||
-
Did you find this white paper useful? 1 out of 3 users found this white paper useful
White Paper RSS
Download
Register
