Embedded Microprocessors White Papers
Statistical Static Timing Analysis Technology
Overview With CMOS technology scaling down to the nanometer realm, process variations have been increased. In particular, the increase of delay variations has seriously affected the design periods and timing yields. To estimate more accurately these delay variations, Statistical Static Timing Analysis (SSTA), which considers delay variations statistically, has been proposed. SSTA is expected to shorten the design Turnaround Time (TAT) and predict the timing yields. Research on practical applications of SSTA has already been conducted at Fujitsu Laboratories. The paper has developed SSTA tools for use in designs for processors and Application Specific Integrated Circuits (ASICs) in cooperation with Fujitsu and Fujitsu VLSI. This paper describes the delay variations and basic SSTA techniques and introduces SSTA applications to Fujitsu's processor and ASIC design flows.
| Publisher | Fujitsu | File Format | |
|---|---|---|---|
| Date Published | October 2007 | Downloads | 3 |
| Format | White Papers | ||
| Topics | |||
-
Did you find this white paper useful? 9 out of 19 users found this white paper useful
White Paper RSSWeb Conferencing for Better Collaboration and Reduced Travel
Download"Tell me and I'll forget. Show me and I might remember. Involve me and I'll understand." Hear Robert P. Mahowald, IDC research
Accelerating EDA Application Performance with 45nm Quad-Core Processors
Intel IT and Synopsys conducted a joint performance assessment of 64-bit Intel multi-core platforms running Synopsys Proteus* application for optical proximity correction (OPC).
Statistical Static Timing Analysis Technology
With CMOS technology scaling down to the nanometer realm, process variations have been increased. In particular, the increase of delay variations has seriously affected the design periods and timing yields....
Comparing Multi-Core Processors for Server Virtualization
Rob Carpenter shares highlights from his whitepaper on his data center virtualization performance testing of the new Quad-Core Intel Xeon processor 7300 series.
Improving the Performance of Embedded Superscalar Microprocessors by Adding Partial Pipelines
This paper introduces adding a "Partial" pipeline to a base embedded superscalar microprocessor implementation to achieve cost effective performance improvements. This method is exemplified by adding a "Partial" Integer Pipeline...
