Quality of Service White Papers
Analytical Evaluation and Automated Design of Networks-on-Chip
Overview As Systems-on-Chip (SoC) become more prevalent, and as computer architecture as a whole makes a shift to more modular and parallel designs, on-chip interconnection networks are seen more and more frequently,. As with all aspects of microprocessor design, as the problem size and design space grows, arriving at an efficient solution by hand quickly becomes intractable. It becomes necessary to automate the design process. This principle applies to interconnection networks as well. The interconnection network field is fairly developed; however, only in recent years has semiconductor technology provided enough transistors on a single chip to make on-chip networks a possibility.
| Publisher | Stanford University | File Format | |
|---|---|---|---|
| Date Published | May 2007 | ||
| Format | White Papers | ||
| Topics | |||
-
Did you find this white paper useful? 3 out of 8 users found this white paper useful
White Paper RSS
Download
Register
