White Papers
High-Speed Interconnect and Packaging Design of the IBM System z9 Processor Cage
Overview This paper describes the system packaging and technologies of the IBM System z9 enterprise-class server. The central electronic complex of the system consists of four nodes, each housing a MultiChip Module (MCM) with 16 chips consuming up to 1,200 W. The z9 server doubles the multiprocessor performance of the System z990 by increasing the Central Processing Unit (CPU) configuration and using an internally developed elastic interface to increase interconnect speed on all high-speed buses. High frequencies and massively parallel connectivity lead to a raw packaging bandwidth of up to 1,764 GB/s between processors and cache within a single frame for a fully configured four-node z9 system.
| Publisher | IBM | File Format | |
|---|---|---|---|
| Date Published | January 2007 | ||
| Format | White Papers | ||
| Topics |
|
||
-
Did you find this white paper useful? 1 out of 3 users found this white paper useful
White Paper RSS
Download
Register
