Network Design White Papers

Architectural Extensions and Optimizations in the PCIe PHY Layer

Overview The intended audience for this presentation is of platform architects and PHY Design engineers. Through this presentation, one can understand the speed change process and PCIe architectural extensions to help save power. The presentation explains PCIe specification enhancements for higher reliability/availability; PCIe specification enhancements for improved yield; improved compliance testing mechanism and design optimization and validation hints for the next generation of PCIe products.

Further White Paper Details
PublisherIntel File FormatPDF
Date PublishedMarch 2006 Downloads248
FormatPresentations   
Topics
  • Featured White Papers
Thin clients switch on digitally excluded

Thin clients switch on digitally excluded

Case study: Digital inclusion project tackles social exclusion in Liverpool more

Renault goes multilingual

Renault goes multilingual

Case study: Translation tech turns docs into 23 languages… more


Quick Sitemap Links: