ASICs - Chip Sets White Papers
POWER2 Fixed-Point, Data Cache, and Storage Control Units
Overview The multichip POWER2 processor implementation provides industry leading performance in both floating-point and fixed-point applications. Three of the chips on the multichip module, the Fixed-Point Unit (FXU), Data Cache Unit (DCU), and Storage Control Unit (SCU), provide a tightly integrated subsystem that avoids bottlenecks in the cache, memory, and I/O interfaces. The balanced system design allows POWER2 systems to excel on both technical and commercial applications. The FXU, DCU, and SCU functionality and system structure are similar to those in a POWER implementation. This paper presents the FXU, DCU, and SCU designs, as well as the memory and I/O interfaces, found in the POWER2 system.
| Publisher | IBM | File Format | HTML |
|---|---|---|---|
| Date Published | July 2004 | Downloads | 1 |
| Format | White Papers | ||
| Topics | |||
-
Did you find this white paper useful?
White Paper RSS
Download
Register
