White Papers

Automatic Test Bench Generation for Validation of RT-level Descriptions: An Industrial Experience

Overview In current microprocessors and systems, an increasingly high silicon portion is derived through automatic synthesis, with designers working exclusively at the RT-level, and design productivity is greatly enhanced. However, in the new design flow, validation still remains a challenge: while new technologies based on formal verification are only marginally accepted, standard techniques based on simulation are beginning to fall behind the increased circuit complexity. This paper proposes a new approach to simulation-based validation, in which a Genetic Algorithm helps the designer in generating useful input sequences to be included in the test bench. The technique has been applied to an industrial circuit, showing that the quality of the validation process is increased.

Further White Paper Details
PublisherSpecial Interest Group on Design Automation (SIGDA) File FormatPDF, requires Acrobat Rdr 5
Date PublishedAugust 2003 Downloads2
FormatWhite Papers   
Topics
    N/A
  • Download White Paper
  • Yes, useful No, not useful Did you find this white paper useful? 1 out of 1 users found this white paper useful