White Papers
An on Chip ADC Test Structure
Overview In this paper, a new built-in self-test structure to test the static specifications of analog to digital converters (ADCs) is presented. A ramp signal generated by an integrator serves as a test input signal. A specific range of this signal is divided into 2 n+1 segments, with each segment corresponding to one output combination of an n+1-bit counter, where n is the number of bits of the ADCs under test. The testing process is done with digital data processing by comparing the outputs of ADCs under test with the outputs of the n+1- bit counter. Simple structure, low area overhead, and high speed are the advantages of the proposed test structure.
| Publisher | Special Interest Group on Design Automation (SIGDA) | File Format | PDF, requires Acrobat Rdr 5 |
|---|---|---|---|
| Date Published | August 2003 | Downloads | 1 |
| Format | White Papers | ||
| Topics |
|
||
-
Did you find this white paper useful?
White Paper RSS11 things to consider for File Virtualization
DownloadAs organizations struggle to cope with the exponential growth of data, especially in the unstructured and decentralized file space, the urgency to gain better control, visibility and transparency of file...
Connecting international businesses securely
Globalisation, efficiency and responsiveness in an incresaingly regulatory environment
Harnessing technology for competitive advantage
The Leisure, Entertainment and Travel Services ICT transition.
Stakeholders' management and collaboration
How to devise an effective communication strategy
The need for real-time communications in European logistics
Value-added services beyond transportation
/AMD_logo_gb-uk_60x40.jpg "Advanced Micro Devices (AMD)"){kind=logo}
